


DG-FET™ 100V N-Channel Power Enhanced Mode MOSFET

Key parameter	Value	Unit
V(BR)DSS min.	100	V
R _{DS} (ON) max. V _{GS} =10V	8.2	mΩ
$R_{DS(ON)max.}V_{GS}$ =4.5 V	10.6	mΩ
I_{D}	108	Α
V _{GS(TH)} Typ.	1.8	V
Ciss Typ.	2483	pF
Q _g 10V Typ.	52.1	nC
Eas	7.3	mJ



Description

These devices used double-gate structure of MOSFET to provide excellent electrical parameter. There is high-speed switching capacity, low R_{DSON} resistance, low gate charge and stable characteristics for these devices. Moreover, it is a helpful choose for raise efficiency or reduce consumption in circuit. These features combine to be an advantage design for use in wide variety of application including converter and inverter design.

Features

- Fast switch capacity
- ♦ Low R_{DS(ON)} resistance
- Low input capacitance
- With voltage logic level driving characteristics
- Pb-free lead plating; RoHS compliant

Symbol and Pin assignment
Pin 2 D S S Pin 3

Potential application

- AC to DC adaptor
- DC to DC Converter
- Power Switch Mode Supply
- Synchronous Rectifier for Power Delivery
- Network equipment and display power supply unit

Order Information

	Item	Description
1.	Order Code	DG100N16P
2.	Part Number	DG100N16P
3.	Package Type	TO-220AB
4.	Package Code	Р
5.	Packing Type	Tube
6.	Quantity in Pack	50
7.	RoHS Status	Halogen-Free



DG-FET™ 100V N-Channel Power Enhanced Mode MOSFET

Content

Section	Subject	Page
1.	Absolute Maximum Ratings	3
2.	Thermal Resistance Ratings	3
3.	Electrical Characteristics	4
4.	Typical Operating Characteristics Diagram	5-7
5.	Package of Dimension	8
6.	Appendix	9-10



DG-FET™ 100V N-Channel Power Enhanced Mode MOSFET

1. Absolute Maximum Ratings (T_J=25°C unless otherwise noted)

Parameter		Symbol	Value	Unit
Drain-Source Voltage	Drain-Source Voltage		100	V
Gate-Source Voltage		V _{GS}	±20	V
Drain Current-Continuous Note 1	T _C =25°C	1-	108	Α
Diam Current-Continuous Note	T _C =100°C	I _D	68.5	Α
Drain Current Continuous Note 2	T _A =25°C	1-	15.6	Α
Drain Current-Continuous Note 2	T _A =70°C	I _D	12.4	Α
Drain Current-Pulsed Note 3	T _A =25°C	I _{DM}	150	Α
Avalanche Current		I AR	12.1	Α
Single Pulse Avalanche Energy Note	4	EAS	7.3	mJ
	Tc=25°C		183	W
	T _C =100°C		73.5	W
Maximum Power Dissipation	T _A =25°C	P_D	3.80	W
	T _A =70°C		2.43	W
	Derate Factor Above TC=25°C		1.47	W/°C
Max. Operating Junction Temperate	ure	TJ	150	°C
Operating and Storage Temperatur	e Range	TJ, TSTG	-55 to 150	°C

2. Thermal Resistance Ratings

Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Thermal resistance, Junction-Case	<i>R</i> ө <i>J</i> с-N	Please refer to Note 5	-	-	0.68	°C/W
Thermal resistance, Junction-Ambient	<i>R</i> ө <i>J</i> A-N	Please refer to Note 5	-	-	32.85	°C/W

Notes:

- 1. Limited by silicon chip capability and $R_{\Theta JC-N}$ junction-to-case thermal resistance.
- 2. The maximum current rating is limited by package and R_{OJA-N} junction-to-ambient thermal resistance.
- 3. Must be ensure junction temperature does not exceed 150-degree C. (Pulse Width≤380uS, Duty≤2%)
- 4. Limited by T_{Jmax} , starting $T_{J}=25$ °C, L=0.1mH, $R_{g}=25\Omega$, $I_{D}=12.1A$, $V_{GS}=10V$.
- 5. The value of thermal resistance is measured with the single device put on cooling plate under a still air environment temperature is 25 degree C based on JEDEC standard JESD51-14 and JESD51-2a. Thermal resistance obtained depends on the user's specific board design and given application.



DG-FET™ 100V N-Channel Power Enhanced Mode MOSFET

3. Electrical Characteristics (T_J=25°C unless otherwise noted)

STATIC CHARACTERISTICS		•				
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Drain-Source Breakdown Voltage	V _{(BR)DSS}	V _{GS} =0V, I _{DS} =250μA	100	-	-	V
Zero Gate Voltage Drain Current	Inna	V _{DS} =100V, V _{GS} =0V	-	-	1	uA
	IDSS	V _{DS} =100V, V _{GS} =0V, T _J =125°C	-	-	10	uA
Gate-Body Leakage	Igss	V _{GS} =±20V, V _{DS} =0V	-	-	±100	nA

STATIC CHARACTERISTICS						
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Gate Threshold Voltage	V _{GS(TH)}	V _{DS} =V _{GS} , I _{DS} =250μA	1.5	1.8	2.1	V
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =10V, I _{DS} =20A	-	7.2	8.2	mΩ
Drain-Source On-State Resistance	R _{DS(ON)}	V _{GS} =4.5V, I _{DS} =15A	-	9.4	10.6	mΩ
Gate Resistance	Rg	V _{GS} =0V, V _{DS} =0V, f=1MHz	-	0.7	-	Ω
Forward Transconductance	g fs	V _{DS} =5V, I _{DS} =20A	-	31.7	-	S

DYNAMIC CHARACTERISTICS						
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Input Capacitance	Ciss	V _{DD} =100V, V _{DS} =50V, V _{GS} =0V, F=1MHz	-	2483	-	pF
Output Capacitance	Coss	V _{DD} =100V, V _{DS} =50V, V _{GS} =0V, F=1MHz	-	347	-	pF
Reverse Transfer Capacitance	Crss	V _{DD} =100V, V _{DS} =50V, V _{GS} =0V, F=1MHz	-	12.6	-	pF
Turn-On Delay Time	T _{d(on)}	V _{DS} =50V, V _{GS} =10V, I _{DS} =20A, R _{GEN} =2.4Ω	-	10.8	-	nS
Rise Time	Tr	V _{DS} =50V, V _{GS} =10V, I _{DS} =20A, R _{GEN} =2.4Ω	-	33.8	-	nS
Turn-Off Delay Time	T _{d(off)}	V _{DS} =50V, V _{GS} =10V, I _{DS} =20A, R _{GEN} =2.4Ω	-	35.3	-	nS
Fall Time	Tf	V _{DS} =50V, V _{GS} =10V, I _{DS} =20A, R _{GEN} =2.4Ω	-	60.5	-	nS


Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Gate to Source Gate Charge	Qgs	V _{DD} =50V, I _D =20A, V _{GS} =0 to 10V	-	9.3	-	nC
Gate charge at threshold	Q _{g(th)}	V _{DD} =50V, I _D =20A, V _{GS} =0 to 10V	-	4.7	-	nC
Gate to Drain Charge	Qgd	V _{DD} =50V, I _D =20A, V _{GS} =0 to 10V	-	13.3	-	nC
Switching charge	Qsw	V_{DD} =50V, I_D =20A, V_{GS} =0 to 10V	-	17.8	-	nC
Gate charge total	Q _g 10V	V _{DD} =50V, I _D =20A, V _{GS} =0 to 10V	-	52.1	-	nC
Gate charge total	Q _g 4.5V	V_{DD} =50V, I_D =20A, V_{GS} =0 to 10V	-	26.8	-	nC
Gate plateau voltage	V _{plateau}	V _{DD} =50V, I _D =20A, V _{GS} =0 to 10V	-	3.4	-	V
Gate charge total, sync. FET (Q _g - Q _{gd})	Q _{g(sync)}	V _{DS} =0.1V, V _{GS} =0 to 10V	-	38.8	-	nC


DRAIN-SOURCE DIODE CHARACTERISTICS AND MAXIMUM RATINGS						
Parameter	Symbol	Conditions	Min.	Тур.	Max.	Unit
Body Diode continuous forward current	Is	Tc=25°C	-	-	108	Α
Body Diode pulse current	I _{SM}	T _C =25°C	-	-	150	Α
Body Diode Forward Voltage	V _{SD}	V _{GS} =0V, I _S =20A	-	0.86	1.0	V
Body Diode Reverse Recovery Time	trr	V _{DD} =50V, I _F =20A, di/dt=100A/μs	-	55.3	-	nS
Body Diode Reverse Recovery Charge	Qrr	V _{DD} =50V, I _F =20A, di/dt=100A/μs	-	84.1	-	nC
Body Diode Reverse Recovery Current	I _{rm}	V _{DD} =50V, I _F =20A, di/dt=100A/μs	-	2.6	-	Α





DG-FET™ 100V N-Channel Power Enhanced Mode MOSFET


4. Typical Operating Characteristics Diagram




















DG-FET™ 100V N-Channel Power Enhanced Mode MOSFET


4. Typical Operating Characteristics Diagram


















DG-FET™ 100V N-Channel Power Enhanced Mode MOSFET

4. Typical Operating Characteristics Diagram








DG-FET™ 100V N-Channel Power Enhanced Mode MOSFET

5. Package of Dimension

Package type: TO-220AB





TYPE -TYPE	-	E -			A .	-
1	<u>م</u> کے ا	4	ØP.	↑ ↑ H1		Π
D	+ :	7	<u> </u>	D2		Ц
	D1	O E1				
	<u> </u>			•		
	Įii		b1			
i I						

Symbol	Min	Nor	Max
Α	4.20	4.45	4.70
A1	1.15	1.28	1.40
A2	2.20	2.45	2.70
b	0.70	0.83	0.95
b1	1.15	1.45	1.75
С	0.40	0.50	0.60
D1	8.80	9.10	9.40
D2	11.75	-	1 AT 1
E	9.70	10.03	10.36
E1	6.86	. 45	45
е	2.54 BSC		
H1	6.25	6.55	6.85
L	12.75	13.38	14.00
L1	(i = 1	-	4.00
Р	3.40	3.70	4.00
Q	2.60	2.80	3.00

- 1. All dimension are in millimeters.
- 2. Dimension does not inculde burrs and flash/protrusions.




DG-FET™ 100V N-Channel Power Enhanced Mode MOSFET

6. Appendix-A

Soldering Methods for Silicongear's Products (Just for SMD type of device)

- 1. Storage environment: Temperature=10°C to 35°C Humidity=65%±15%
- 2. Reflow soldering of surface-mount devices



Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly	
Average ramp-up rate (T _L to T _P)	<3°C/sec	<3°C/sec	
Preheat			
- Temperature Min (Ts _{min})	100°C	150°C	
- Temperature Max (Ts _{max})	150°C	200°C	
- Time (min to max) (ts)	60 to 120 sec	60 to 180 sec	
Tsmax to T∟			
- Ramp-up Rate	<3°C/sec	<3°C/sec	
Time maintained above:			
- Temperature (T∟)	183°C	217°C	
- Time (t∟)	60 to 150 sec	60 to 150 sec	
Peak Temperature (T _P)	240°C +0/-5°C	260°C +0/-5°C	
Time within 5°C of actual Peak	10 to 20 occ	20 to 40 cos	
Temperature (t₂)	10 to 30 sec	20 to 40 sec	
Ramp-down Rate	<6°C/sec	<6°C/sec	
Time 25°C to Peak Temperature	<6 minutes	<8 minutes	

3. Flow (wave) soldering (solder dipping)

Products	Peak Temperature	Dipping Time
Pb devices.	245°C ±5°C	5sec ±1sec
Pb-Free devices.	260°C +0/-5°C	5sec ±1sec



DG-FET™ 100V N-Channel Power Enhanced Mode MOSFET

6. Appendix-B

Important Notice

© Silicongear Corporation

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Silicongear cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in an Silicongear product. No circuit patent licenses, copyrights, mask work rights, or other intellectual property rights are implied.

Silicongear Corporation, its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Silicongear"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Silicongear makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Silicongear disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Silicongear's knowledge of typical requirements that are often placed on Silicongear products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Silicongear's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Silicongear products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Silicongear product could result in personal injury or death. Customers using or selling Silicongear products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Silicongear and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Silicongear or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Silicongear personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Silicongear. Product names and markings noted herein may be trademarks of their respective owners.

Silicongear and the Silicongear logo are trademarks of Silicongear Corporation. All other brand and product names appearing in this document are registered trademarks or trademarks of their respective holders.